Motortopia: Where your passion parks

Motortopia: Where your passion parks.

Why Join Motortopia? So you can participate in groups... Create Group! Join Club! Join Group! Invite Friends!

  1. cars
  2. bikes
  3. boats
  4. planes

Cars > tingyuya’s Garage > Blog > Timing issues and recommendations to address high-speed PCB design

 

tingyuya’s Profile Photo

tingyuya

M
Abernant, Alabama
United States

 

Advertisement

Advertisement

Timing issues and recommendations to address high-speed PCB design

By tingyuya

??Timing issues and recommendations to address high-speed PCB design
??Custom printed circuit board manufacturing?For the majority of PCB design engineers mentioned timing issues feel more at a loss. See the timing diagram, the more confused and feeling timing problems particularly esoteric. In fact, it is most common in the usual design the various long relationship, The Layout Guide circulated on the Internet which lines need long. So do isometric meet the timing relationship? Were not actually, seriously think about devoting thought to do as long as they may in some cases, the system does not work, wrong timing problems culprit.
??Intro before, we can think about a problem: Please list the the common isometric requirements in the usual design? circuit board manufacturing companies.
??General common answer is: PCI bus, CPCI bus, and PCIX data address bus do 1000mil length; some answer even 500mil or more.
??2 SDRAM data address bus, then there are two answers:
??All buses of equal length, equal length requirements within 200mil (numerical answer is not critical and values as the frequency and other factors change frequently the same, the following discussion, we do not care about the specific requirement is within how long, but so long type).
??Packet length, D0 to D7 ... If you ask the grouping and strobe (Strobe) to do as long as the answer is strange (the answer is DDR affect new engineers have little access SDRAM).
??3. DDR1, 2,3:
??Data line grouping, the DQ0 ~~ 7 DQS data group 20mil length.
??The address, control, command and CLK so long range slightly wider (± 500mil).
??DQS and CLK long, even DDR3. Fly-by design, you continue to demand long relationship.
??4 PCIE poor packet length less than 5mil;
??5. PCIE poor inter-packet length less than 100mil (500mil).
??These isometric relationship should have a job that may be encountered, you do? There is no more deep thinking, what long relationship is unreasonable? Can say that the vast majority of long design have a corresponding timing relationship; able to read the associated timing diagram, on the other long design will become clearer.
This article from: ibuonline custom pcb manufacturer, learn more click on custom pcb manufacturer, cheapest pcb manufacturer, circuit board manufacturing companies

Log in to post comments.

Read comments on this blog post

No comments have been posted on this blog post.

Download Drive Magazine Now!

Advertisements

Advertisements

    Special Offers & Deals

Advertisement

 

Cars > tingyuya’s Garage > Blog > Timing issues and recommendations to address high-speed PCB design

Print your passion at Motortopia.com (http://www.motortopia.com)